行业组件数据 · 2026

迟滞网络

迟滞网络是一种基本电子元件,主要用于比较器电路和施密特触发器,以实现迟滞现象——即输出状态不仅取决于当前输入,还取决于其历史。它创建两个不同的开关阈值:一个较高的阈值(V_high)用于上升输入信号,一个较低的阈值(V_low)用于下降输入信号。这种双阈值行为消除了当输入信号接近单一阈值时产生的振荡(抖动),使电路对噪声具有鲁棒性,并确保干净、稳定的数字输出转换。该网络通常由电阻器,有时还包括电容器组成,以提供从输出到输入的受控正反馈,从而定义迟滞电压(V_hys = V_high - V_low)。

技术定义与适配语境
典型 迟滞网络 会按材料、尺寸公差、适配关系和失效风险在 计算机、电子和光学产品制造 中评估。

迟滞网络是一种基本电子元件,主要用于比较器电路和施密特触发器,以实现迟滞现象——即输出状态不仅取决于当前输入,还取决于其历史。它创建两个不同的开关阈值:一个较高的阈值(V_high)用于上升输入信号,一个较低的阈值(V_low)用于下降输入信号。这种双阈值行为消除了当输入信号接近单一阈值时产生的振荡(抖动),使电路对噪声具有鲁棒性,并确保干净、稳定的数字输出转换。该网络通常由电阻器,有时还包括电容器组成,以提供从输出到输入的受控正反馈,从而定义迟滞电压(V_hys = V_high - V_low)。 迟滞网络通过在比较器电路中引入正反馈来工作。当输入电压超过上限阈值(V_high)时,输出切换到一种状态(例如高电平),并且该输出通过电阻分压网络反馈到输入,从而有效地提高参考电压。要切换回来,输入必须下降到低于下限阈值(V_low),该阈值由输出处于相反状态(例如低电平)时的反馈设定。这就在V_high和V_low之间创建了一个“死区”或迟滞区域,在该区域内输出保持不变,从而防止由于噪声或接近阈值的慢速信号而导致的快速切换。迟滞电压由电阻值和电源电压决定,因此可以针对特定的噪声抗扰度和开关特性进行定制。

组件规格

定义
迟滞网络是一种基本电子元件,主要用于比较器电路和施密特触发器,以实现迟滞现象——即输出状态不仅取决于当前输入,还取决于其历史。它创建两个不同的开关阈值:一个较高的阈值(V_high)用于上升输入信号,一个较低的阈值(V_low)用于下降输入信号。这种双阈值行为消除了当输入信号接近单一阈值时产生的振荡(抖动),使电路对噪声具有鲁棒性,并确保干净、稳定的数字输出转换。该网络通常由电阻器,有时还包括电容器组成,以提供从输出到输入的受控正反馈,从而定义迟滞电压(V_hys = V_high - V_low)。

迟滞网络通过在比较器电路中引入正反馈来工作。当输入电压超过上限阈值(V_high)时,输出切换到一种状态(例如高电平),并且该输出通过电阻分压网络反馈到输入,从而有效地提高参考电压。要切换回来,输入必须下降到低于下限阈值(V_low),该阈值由输出处于相反状态(例如低电平)时的反馈设定。这就在V_high和V_low之间创建了一个“死区”或迟滞区域,在该区域内输出保持不变,从而防止由于噪声或接近阈值的慢速信号而导致的快速切换。迟滞电压由电阻值和电源电压决定,因此可以针对特定的噪声抗扰度和开关特性进行定制。
工作原理
The hysteresis network operates by introducing positive feedback into a comparator circuit. When the input voltage crosses the upper threshold (V_high), the output switches to one state (e.g., high), and this output is fed back to the input via a resistor divider network, effectively raising the reference voltage. To switch back, the input must now fall below a lower threshold (V_low), which is set by the feedback when the output is in the opposite state (e.g., low). This creates a 'dead band' or hysteresis region between V_high and V_low, where the output remains unchanged, preventing rapid toggling due to noise or slow-moving signals near the threshold. The hysteresis voltage is determined by the resistor values and supply voltages, allowing it to be tailored for specific noise immunity and switching characteristics.
材料
通常使用表面贴装或通孔电子元件构建:电阻器(碳膜、金属膜或厚膜公差为1%至5%)电容器(陶瓷或钽用于滤波如果包含)以及集成电路(IC)如运算放大器或专用比较器芯片。基板包括带有铜迹线的FR-4印刷电路板(PCB)。材料必须符合RoHS要求以实现无铅焊接。
Response Time
< 100 ns to 1 μs, depending on IC and layout
Power Consumption
Low, typically < 10 mW
Temperature Range
-40°C to +85°C (industrial grade)
Operating Voltage Range
3V to 30V DC
Feedback Resistor Values
1 kΩ to 100 kΩ (typical)
Hysteresis Voltage (V hys)
0.1V to 5V (adjustable via resistor ratios)
Threshold Voltages (V high, V low)
Defined by circuit design, e.g., 2.5V/1.5V for a 3.3V system
标准
ISO 9001IEC 60747IPC-A-610

行业分类与别名

迟滞网络 的常用贸易名称、技术标识和检索关键词。

上级产品

该组件会出现在以下整机或工业产品中。

FMEA · 风险与缓解

诱因 → 失效模式 → 工程缓解

Resistor value drift due to temperature or aging->Shift in threshold voltages, causing erratic switching or loss of noise immunity->Use resistors with low temperature coefficients (e.g., 50 ppm/°C) and tight tolerances (1%), perform regular calibration in critical applications
Poor PCB layout introducing noise into the feedback loop->Increased susceptibility to electromagnetic interference (EMI), leading to false output transitions->Implement proper grounding, use short traces, add decoupling capacitors near the IC, and follow EMI best practices in design
Inadequate power supply filtering->Supply noise modulating the thresholds, resulting in unstable hysteresis behavior->Use regulated power supplies with low noise, include bypass capacitors (e.g., 0.1 μF ceramic) close to the power pins, and consider linear regulators for sensitive circuits

工业生态与工程逻辑

0
Incorrect hysteresis setting leading to missed signals or false triggering
1
Component tolerance drift over temperature affecting threshold accuracy
2
Noise coupling into feedback path causing instability
3
Overly wide hysteresis reducing sensitivity to valid input changes

合规与检测

tolerance
Hysteresis voltage tolerance typically ±5% to ±10%, depending on resistor accuracy and IC specifications; thresholds must remain stable within ±2% over operating temperature range
test method
Testing involves applying a ramp input signal and measuring the output transition points to verify V_high and V_low, using oscilloscopes or automated test equipment (ATE); also includes noise injection tests to validate immunity, per IEC 61000-4 series for EMC

制造该组件的工厂

来自 CNFX 组件能力表的相关制造商资料。

制造商列表用于前期研究和供应商能力理解,不代表认证、排名或交易担保。

采购评估维度

不是客户评论,也不是实时热度。以下维度用于前期 RFQ 准备和供应商评估。

技术文档
4/5
制造能力
4/5
可检验性
5/5
供应商透明度
3/5

这些分值是采购评估维度示例,不代表真实客户评分、具体国家买家反馈或实时询盘。

相关组件

常见问题

What is the purpose of a hysteresis network in a comparator?

It prevents output chatter or oscillations when the input signal is near the threshold by creating two distinct switching points (upper and lower thresholds), ensuring clean digital transitions and immunity to noise.

How do you calculate the hysteresis voltage in a network?

For a basic inverting Schmitt trigger with resistors R1 and R2, V_hys = (R1/R2) * V_out, where V_out is the output voltage swing. The thresholds are V_high = (R1/(R1+R2)) * V_ref_high and V_low = (R1/(R1+R2)) * V_ref_low, depending on the reference voltages.

Can hysteresis be adjusted in a network?

Yes, by changing the resistor values in the feedback loop. Increasing the feedback resistor ratio widens the hysteresis band, while decreasing it narrows the band, allowing customization for specific noise levels and signal conditions.

我可以直接联系工厂吗?

CNFX 是开放目录,不是交易平台或采购代理。工厂资料和表单用于帮助你准备直接沟通。

CNFX Industrial Component Index · 计算机、电子和光学产品制造

数据基础

CNFX 制造商资料、技术分类、公开产品信息和持续合理性检查。

初步技术归类
本页用于结构化准备研究、RFQ 和供应商评估,不替代买方自己的供应商资质审查、标准核验和技术批准。

请求制造能力信息: 迟滞网络

说明目标数量、应用场景、交期和关键技术要求,用于准备 RFQ 或供应商评估。

谢谢,信息已发送。
谢谢,信息已收到。

需要制造 迟滞网络?

对比具备该组件加工或装配能力的制造商资料。

创建制造商档案 联系我们
上一个组件
连接端口
下一个组件
选择译码器
URN:CNFX:ME:UNIT:HYSTERESIS_NETWORK